




# POWER INPUT (20-28VDC (24VDC nominal))



(Vsupply bypassing at the back row terminal blocks and the motor connectors)



(Vprotect bypassing at the front row terminal blocks)




License Terms for ClearCore Electrical Schematic (MIT License)

Copyright 2023, Teknic, Inc.

Permission is hereby granted, free of charge, to any person obtaining a copy of the schematic and any associated files (the "Design"), to deal in the Design without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Design, and to permit persons to whom the Design is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Design.

THE DESIGN IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE DESIGN OR THE USE OR OTHER DEALINGS IN THE DESIGN.




The over-voltage threshold is set by R113 and R188. Here it is set to 40V. (The OVLO pin reference voltage is 2.5V with a hysteresis current of 21uA.)

\* OV events turn off the output immediately. (There is no timer like there is for OC or OP events.)

The over-current threshold/limit is set to 5A. (Can range from 4.3-5.5A)

C105 sets the OC/OP timeout for U17. With 0.22uF, the following timing sequence is followed:

- \* An OC or OP event will be regulated to the set limits (5A or 25W in the FET) for 10ms. If the event hasn't ended by then, the output is shut off.
- \* The chip has a 0.5% fault duty cycle, so the cooldown time is 2s. (Calculated from 10ms/0.005) After this time the output is turned back on.
- \* The cycle repeats as long as the problem is present.








V\_PS only powers the buck converters on the Power\_Supply page.

Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: Power_Input.SchDoc	Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454	
Assembly Number: 1108700	Revision: K1	
Date: 12/15/2023	Time: 9:52:21 AM	
Sheet 1 of 14		Author: DP



# POWER SUPPLIES

This is set to trip at about 36.2V and will reset with a hysteresis of 0.4V. "OverV\_DISABLEn" only disables the motor driver IC, and isn't read by the MCU. However, the MCU can also disable the motor driver IC by briefly setting "Vsupply-MON\_{IO\_4and5\_RST}" as an output and pulling it high.

## OVERV TRIP






# Standard ClearPath Ports




For step/direction modes, the MtrX\_B signals mask the Mtr\_B\_CLK signals. If MtrX\_B is 1, the CLK signal is blocked and the output is held low (off). If MtrX\_B is 0, the CLK signal is passed through inverted.

For other modes, setting the CLK signal to 0 will allow the MtrX\_B signal to pass through inverted.

Port CP0 can also be used as a serial port. The intention is to use this to connect to a ClearIO specific SC Hub. As the net names suggest, Mtr0\_An\_{SCTx} above is TX and Mtr0\_HLFB\_{SCRx} is RX for SERCOM 3. The other two outputs (Mtr0\_ENable and Mtr0\_B) serve no serial port purpose but could be used for other SC Hub functions.



This diode protects the 5V0B supply in case 24V is accidentally connected to the 5V pins on the CPM connectors.


Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: Basic_CPM_Control.SchDoc	Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454	
Assembly Number: 1108700	Revision: K1	
Date: 12/15/2023	Time: 9:52:21 AM	
Sheet 3 of 14		Author: DP


# ClearPath / Motor-Expansion Ports

**CPM / Motor / Speaker port 2**  
Molex Minifit-8  
P2  
46999-0567

**CPM / Motor / Speaker port 3**  
Molex Minifit-8  
P3  
46999-0567

Set CfgMX\_Mtr\_SDRVRn high to use with ClearPath (output to a Ch A input). Set low to use with a screwdriver (current-sense return). These are driven by the shift register chain.



Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: Combo_CPM_Screwdriver_Control.SchDoc	Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454	
Assembly Number: 1108700	Revision: K1	
Date: 12/15/2023	Time: 9:52:21 AM	
Sheet 4 of 14		Author: DP


# 4-20mA Analog Output

As of rev F, DACV is a differential voltage centered around DAC VREF/2.

The output current is related to the DAC output voltage by the following equation:  
 $mA = DACV * 9.671$


Therefore, with a reference of 2.5V, the required 11-bit value required for a given current is:  
 $DATA0 = mA * 84.664$

Full range is 0.0 - 24.1mA with a 2.5V reference.







Set high to use IO00 as a HP output or a digital input, set low to use as a 4-20mA analog output.

R137 to the left becomes the 10k pullup for IO00 in HP output and digital input modes.



Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: Analog_Out.SchDoc	Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454	
Assembly Number: 1108700	Revision: K1	
Date: 12/15/2023	Time: 9:52:21 AM	
Sheet 5 of 14		Author: DP

# 6x High-Power IO


(IO00 is on the Analog\_Out page)




The fault output pulls low if ANY of the 4 output channels is shorted, or in an overtemp or overvoltage condition. When a channel is shorted, all other channels remain operating until a reset or power cycle. Any fault can be cleared by a reset or power cycle also.




The IO\_04p and IO\_05p lines are normally just held at Vsupply in the cases when the output is being used as a standard single-ended output. However, in full-bridge mode those lines are the other half of the differential output.


Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: High_Power_Out_In.SchDoc	Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454	
Assembly Number: 1108700	Revision: K1	
Date: 12/15/2023	Time: 9:52:21 AM	
	Sheet 6 of 14	Author: DP

### 3x Digital/QDEC IN





### Combined IO Header





Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: Digital_In_and_Combined_Header.SchDoc		
Assembly Number: 1108700	Revision: K1	
Date: 12/15/2023	Time: 9:52:21 AM	
Sheet 7 of 14		Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454 Author: DP

## 4x Analog/Digital IN



When an input's associated CfgXX\_AIN\_DINn line is set high, the lower FET turns on, enabling a voltage divider that allows 0-10V analog in. When the line is set low, the upper BJT is on, enabling a 5V pull-up to allow open-collector digital inputs.

(The CfgXX\_AIN\_DINn lines are driven from the shift register chain, so they are 5V.)



Project Title: **ClearCore Electrical Schematic**

Sheet Name: Analog\_Digital\_In.SchDoc

Assembly Number: 1108700

Date: 12/15/2023 Time: 9:52:22 AM

Teknic, Inc.  
115 Victor Heights Parkway  
Victor, NY 14564  
(585) 784-7454

Revision: K1

Sheet 8 of 14


Author: DP




# Off-Board Serial Interfaces

The 5V short between pins 2 and 6 on each RJ45 protects against POE mode A. The GND short between pins 4 and 7 protects against mode B.

**TTL UART/SPI 0**  
J0  
E5288-006-02-L





**TTL UART/SPI 1**  
J1  
E5288-006-02-L



CfgComX\_Polarity:  
In UART mode set low for non-inverted TTL or set high for inverted "RS232".  
(Just leave low in SPI mode.)


CfgComX\_UART\_SPiIn:  
Set low for SCK (SPI) or set high for RX (UART).




Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: Serial_Interfaces.SchDoc	Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454	
Assembly Number: 1108700	Revision: K1	
Date: 12/15/2023	Time: 9:52:22 AM	
	Sheet 9 of 14	Author: DP

# Processor

(Note: Pin A04 can NOT be used as a high-impedance input.)





Use a TC2030-CTX-LEMMA cable to connect to an ATMEL-ICE.  
Use a TC2030-IDC cable with an ARM20-CTX adapter to connect to a JTAG debugger. (ie Segger J-Link)

Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: MCU.SchDoc	Revision: K1	
Assembly Number: 1108700	Date: 12/15/2023	
Time: 9:52:22 AM	Sheet 10 of 14	
Author: DP		





# SPI Shift Register Chain for LEDs and hardware configuration



Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: Shift_Registers_and_LEDs.SchDoc	Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454	
Assembly Number: 1108700	Revision: K1	
Date: 12/15/2023	Time: 9:52:22 AM	
Sheet 12 of 14		Author: DP

# Ethernet




Project Title: <b>ClearCore Electrical Schematic</b>		
Sheet Name: Ethernet.SchDoc	Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454	
Assembly Number: 1108700	Revision: K1	
Date: 12/15/2023	Time: 9:52:22 AM	
Author: DP		

# Mounting Holes Etc

## Spare testpoints




## Fiducials



PWB  
BOARD  
1108701\_K

## Mounting Points



Project Title: <b>ClearCore Electrical Schematic</b>		Teknic, Inc. 115 Victor Heights Parkway Victor, NY 14564 (585) 784-7454	
Sheet Name: MountingHolesEtc.SchDoc	Revision: K1	Sheet 14 of 14	Author: DP
Assembly Number: 1108700	Date: 12/15/2023	Time: 9:52:22 AM	

